Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Concurrency and Hardware Design 2002

> Home > Conferences and Workshops

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

- view
  authority control:
- export record
  dblp key:
  - conf/ac/2002chd
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ac/2002chd
Jordi Cortadella, Alexandre Yakovlev, Grzegorz Rozenberg:
Concurrency and Hardware Design, Advances in Petri Nets. Lecture Notes in Computer Science 2549, Springer 2002, ISBN 3-540-00199-9

Formal Models

- view
  authority control:
- export record
  dblp key:
  - conf/ac/BenkoE02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ac/BenkoE02
Igor Benko, Jo C. Ebergen:
Composing Snippets. 1-33
- view
  authority control:
- export record
  dblp key:
  - conf/ac/JosephsF02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ac/JosephsF02
Mark B. Josephs, Dennis P. Furey:
A Programming Approach to the Design of Asynchronous Logic Blocks. 34-60

Asynchronous Circuits

- view
  authority control:
- export record
  dblp key:
  - conf/ac/VarshavskyM02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ac/VarshavskyM02
Victor Varshavsky, Vyacheslav Marakhovsky:
GALA (Globally Asynchronous - Locally Arbitrary) Design. 61-107
- view
  authority control:
- export record
  dblp key:
  - conf/ac/CarmonaCP02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ac/CarmonaCP02
Josep Carmona, Jordi Cortadella, Enric Pastor:
Synthesis of Reactive Systems: Application to Asynchronous Circuit Design. 108-151
- view
  authority control:
- export record
  dblp key:
  - conf/ac/VoglerW02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ac/VoglerW02
Walter Vogler, Ralf Wollowski:
Decomposition in Asynchronous Circuit Design. 152-190

Embedded System Design

- view
  authority control:
- export record
  dblp key:
  - conf/ac/LaRueSB02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ac/LaRueSB02
William W. LaRue, Sherry Solden, Bishnupriya Bhattacharya:
Functional and Performance Modeling of Concurrency in VCC. 191-227
- view
  authority control:
- export record
  dblp key:
  - conf/ac/BalarinLPSSW02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ac/BalarinLPSSW02
Felice Balarin, Luciano Lavagno, Claudio Passerone, Alberto L. Sangiovanni-Vincentelli, Marco Sgroi, Yosinori Watanabe:
Modeling and Designing Heterogeneous Systems. 228-273

Timed Verification and Performance Analysis

- view
  authority control:
- export record
  dblp key:
  - conf/ac/MollerHA02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ac/MollerHA02
Jesper B. Møller, Henrik Hulgaard, Henrik Reif Andersen:
Timed Verification of Asynchronous Circuits. 274-312
- view
  authority control:
- export record
  dblp key:
  - conf/ac/BeerelX02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ac/BeerelX02
Peter A. Beerel, Aiguo Xie:
Performance Analysis of Asynchronous Circuits Using Markov Chains. 313-344

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.