Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDISCAS 1994: London, UK - Volume 6
- 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30 - June 2, 1994. IEEE 1994, ISBN 0-7803-1916-8
Nonlinear Circuits & Systems and Neural Systems. Part 1: NCS
Posters: Nonlinear Theory & Algorithms
- Bo Zhang, Montgomery Goodson, Richard Schreier:
Invariant Sets for General Second-Order Lowpaws Delta-Sigma Modulators with DC Inputs. 1-4 - Erik Lindberg:
Sinusoidal Excitation on the Chua's Circuit Simulation of Limit Cycles and Chaos. 5-8 - Michael Fries:
Simulatikon of One-Dimensional Euler-Flow by Means of Multidimensional Wave Digital Filters. 9-12 - Patrick A. Littlehales, Christopher P. Lewis, Steven R. Bishop:
Dynamic Characteristics of a Digital Transducer. 13-16 - Kristina Kutzer, Wolfgang M. Schwarz, Anthony C. Davies:
Chaotic Signals Generated by Digital Filter Overflow. 17-20 - Kenya Jin'no, Toshimichi Saito:
Dynamics of a Simple Hysteresis Network. 21-24 - Jaromír Brzobohatý, Jirí Pospísil, Zdenek Kolka:
Decomposed Parametric Form of the State Model of a Piecewise-Linear System. 25-28 - Paolo Arena, Luigi Fortuna, Maria Gabriella Xibilia:
Predicting Complex Chaotic Time Series via Complex Valued MLPs. 29-32 - Pere Palà-Schönwälder, Joan M. Miró Sans:
A Discrete-Time Equivalent System Approach to the Periodic Response of Nonlinear Autonomous Circuits. 33-36 - K. M. Cheung, Sze-Fong Yau:
A Novel Method in Compensating Random Perturbations in Eigen-Based Subspace Method. 37-40 - Mihai Iordache, Razvan Iordache:
Generalized Diakoptic Analysis for Large-Scale Piecewise-Linear Nonlinear Electircal Circuits. 41-44 - Zdenek Kolka, Jirí Pospísil:
Algorithms for the Automatic Design of the Decomposed state Model of an One-Dimensional Piecewise-Linear System. 45-48
Power System, Power Electronics & Advances in Circuits & System Theory
- Vaithianathan Venkatasubramanian, Heinz Schättler, John Zaborszky:
A Time-Delay Differential-Algebraic Phasor Formulation of the Large Power System Dynamics. 49-52 - A. Bagchi, K. A. Clements, P. W. Davis, F. H. Maurais:
A Comparison of Algorithms for Least Absolute Value State Estimation in Electoric Power Networks. 53-56 - Hiroyuki Mori, Junya Kanno:
A Method for Evaluating a Mapping Parameter for Power System Dynamic Stability Analysis. 57-60 - Marian K. Kazimierczuk, Robert Cravens II, Alberto Reatti:
Closed-Loop Input Impedance of PWM Buck-Derived DC-DC Converters. 61-64 - Irwin W. Sandberg:
An Algorithm for Solving the Equations of Monotone Nonlinear Resistive Networks. 65-68 - Xie-Ting Ling, Yih-Fang Huang, Ruey-Wen Liu:
A Neural Network for Blind Signal Separation. 69-72 - Ardeshir Namdar, Bosco H. Leung:
Quantization Noise of 1-Bit Double-Loop Sigma-Delta Modulator. 73-76 - Hari C. Reddy, George S. Moschytz:
Studies on the Stability of Two Dimsensional Analog Nonlinear Circuits. 77-80
Chaos
- Toshimichi Saito, Kunihiko Mitsubori:
Rigorous and Realistic Control of Piecewise Linear Chaos. 81-84 - Hervé Dedieu, Maciej Ogorzalek:
A Simple and Robust Method for Controlling Chaotic Systems. 85-88 - Makoto Itoh, Hiroyuki Murakami, Leon O. Chua:
Controlling Chaotic Motions in Chua's Circuit via Tunnels. 89-92 - Jonathan P. Mackenzie, Mark B. Sandler:
Modelling Sound with Chaos. 93-96 - Yoshihiko Horio, Ken Suyama:
IC Implementation of Switched-Capacitor Chaotic Neuron. 97-100 - Orla Feely
:
Nonlinear Dynamics of Chaotic Double-Loop Sigma Delta Modulation. 101-104 - Makoto Itoh, Hiroyuki Murakami, Leon O. Chua:
Performance of Yamakawa's Chaotic Chips and Chua's Circuits for Secure Communications. 105-108 - Yoshifumi Nishio, Akio Ushida:
Multimode Chaos in Two Coupled Chaotic Oscillators with Hard Nonlinearities. 109-112 - Kunihiko Mitsubori, Toshimichi Saito:
Torus Doubling and Hyperchaos in a Five Dimensional Hysteresis Circuit. 113-116
Piecewise Linear & Computing Methods in Non-linear Circuits
- J. Soares Augusto, C. F. Beltrá Almeida:
New Algorithms in Piecewise Linear Resistive Simulation. 117-120 - Akio Ushida:
Analysis of Bifurcation Points of Nonlinear Resistive Circuits by Curve Tracing Method. 121-124 - J. T. Bean, Peter J. Langlois:
A Current Mode Analog Circuits for Tent Maps Using Piecewise Linear Functions. 125-128 - S. W. Ng:
A Variable Dimension Newton Method. 129-132 - Ivan A. Maio, Flavio G. Canavero:
Lossy Transmission Line Response via Numerical Laplace Transform Inversion. 133-136 - Denise Wolf, Seth Sanders:
Multi-Parameter Homotopy Methods for Finding Periodic Solutions of Nonlinear Circuits. 137-140 - Joerg Schaepperle, Ernst Lüder:
Optimization of Distributed Parameter Systems with a Combined Statisitcal-Deterministic Method. 141-144
Posters: Non-linear Circuits & Systems
- Kari-Pekka Estola, Risto Suoranta:
Hybrid Multivariate Marginal Median Filters. 145-148 - P. Debie, R. Coppoolse, K. De Kesel, Peter Van Daele, Jan Vandewege, Luc Martens:
Design and Characterization of an Integrated Optical Switch Driver Circuit. 149-152 - Kim Fung Tsang, G. B. Morgan, Peter C. L. Yip, Wing Shing Chan:
Power Oscillator Design: Class E. 153-156 - Enric Fossas, Josep M. Olm:
Generation of Signals in a Buck Converter with Sliding Mode Contol. 157-160 - José Silva Matos, João Canas Ferreira, Ana C. Leão, José Machado da Silva:
An Approach to Testability Improvement of Mixed-Signal Boards. 161-164 - Xing Dong Jia, Richard M. M. Chen:
Design and Simulation of Nonlinear Switched Capacitor Autonomous Circuits Containing Nonlinear Active Resistor. 165-168 - X. Zeng, P. Bowron, A. A. Muhieddine:
HD and IMD Prediction Techniques for Active Filters. 169-172 - Jaromír Brzobohatý, Jirí Pospísil, Stanislav Hanus:
Explicit Circuit Models of Multi-Dimensional Piecewise-Linear Networks. 173-176 - P. A. Ramamoorthy, Aleksandar Zavaljevski:
Application of Passive Nonlinear Network Concept in Digital Signal Processing. 177-180
Nonlinear Network and Oscillating Systems
- Masahiro Yamauchi, Toshimasa Watanabe:
An Approximation Algorithm for the Legal Firing Sequence Problem of Petri Nets. 181-184 - John McNeill:
Low Power Circuit Techniques for Generating Kilovolt "Staircase" Waveforms. 185-188 - Adam Krzyzak, Rolf Unbehauen:
On Estimation of Nonlinear Systems by Nonparametric Techniques. 189-192 - Arturo Sarmiento-Reyes, Jan Davidse, Eduard Kleihorst, Arthur H. M. van Roermund:
A Partitioning-based Method to Determine the Uniqueness of the DC Operating Points of Transistor Circuits. 193-196 - Steffen Paul, Knut Hüper, Josef A. Nossek:
On the Geometrical Structure of Network Equations. 197-200 - John McNeill:
Jitter in Ring Oscillators. 201-204 - Hiroyuki Kanasugi, Seiichiro Moro, Yoshifumi Nishio, Shinsaku Mori:
On the Synchronization of Oscillators Coupled by One Negative Resistor. 205-208 - Enrico F. Calandra, Antonino M. Sommariva:
Influecne of the Drive-Signal Resonant Overtone on Subharmonic Injection-Locking Characteristics. 209-212 - Seiichiro Moro, Yoshifumi Nishio, Shinsaku Mori:
Synchronization Phenomena in RC Oscillators Coupled by One Resistor. 213-216
Nonlinear Circuits & Systems and Neural Systems. Part 2: NEU
Neural Network: Theory and Design
- Chi-Chien Lee, José Pineda de Gyvez:
Single-Layer CNN Simulator. 217-220 - Mark P. Joy, Vedat Tavsanoglu:
Perturbations of CNNs. 221-224 - Sungjun Park, Seung-Jai Min, Soo-Ik Chae:
Stereo Correspondence with Discrete-Time Cellular Neural Networks. 225-228 - John Willis, José Pineda de Gyvez:
Behavioral Testing of Cellular Neural Networks. 229-232 - Steve Collins, Gillian F. Marshall, D. R. Brown:
An Analog Radial Basis Function Circuit Using a Compact Euclidean Distance Calculator. 233-236 - Jean-François Crespo, Pierre Lavoie, Yvon Savaria:
Fast Convergence with Low Precision Weights in ART1 Networks. 237-240 - Mauro Forti, A. Liberatore, Stefano Manetti, Mauro Marini:
On Absolute Stability of Neural Networks. 241-244 - Yukio Kumagai:
Exact Data Retrieval of Associative Memory with Further Reduced Cross Talk. 245-248
Application 1
- Daniel Graupe, Hubert Kordylewski:
Neural Network Control of FES in Paraplegics for Patient-Responsive Ambulation. 249-252 - Stanislaw Osowski, Than Vu Quang:
Multilayer Neural Network Structures as Volterra Filter. 253-256 - James Donald, Lex A. Akers:
Pattern Recognition and System Control with a Neural Processor. 257-260 - Yasutami Chigusa, Kensuke Suzuki, Mamoru Tanaka:
An Image Binarization and Reconstruction with Resistive Network. 261-264 - Wahid Ahmed, Donald M. Hummels, Mohamad T. Musavi:
Adaptive RBF Neural Network in Signal Detection. 265-268 - Jenn-Shiang Lai, Sy-Yen Kuo, Ing-Yi Chen:
Neural Networks for Optimization Problems in Graph Theory. 269-272 - Giuseppe Acciani, Ernesto Chiarantoni, M. Minenna:
A New Non Competitive Unsupervised Neural Network for Clustering. 273-276 - Jay Heeb, Lex A. Akers:
A Temporal Neural System. 277-280 - Mamoru Tanaka, Miotsuhiko Awata:
Extraction of Depth Information by Cellular Neural Networks. 281-284
Neural Network Forums
- Alan F. Murray, Igor Aleksander, Andreas G. Andreou, Misha Mahowald:
Analogue and Digital Neural VLSI: Duet or Duel? ISCAS 1994: 285-288 - Martin Hasler, Leon O. Chua, Josef A. Nossek, Ángel Rodríguez-Vázquez, Tamás Roska, Joos Vandewalle:
Cellular Neural Networks: the Analogic Microprocessor? 289-294
Posters: Application & Neural Systems
- Sheng Lin, Qin-Ye Yin:
Searching over DOA Parameter Space via Neural Networks. 295-298 - Jerzy Rutkowski:
A Two-Stage Neural Network DC Fault Dictionary. 299-302 - Yiren Chu, Iuri Mehr, Terry Sculley:
High Speed Analog Filtering Using Feedforward Neural Network Architectures. 303-306 - Paolo Arena, Luigi Fortuna, Luigi G. Occhipinti, Maria Gabriella Xibilia:
Neural Networks for Quaternion-valued Function Approximation. 307-310 - Mitsuhisa Kanaya, Gui-Xin Cheng, Kouichiro Watanabe, Mamoru Tanaka:
Shortest Path Searching for the Robot Walking Using an Analog Resistive Network. 311-314 - Tsuyoshi Kawaguchi, Tatsuya Setoguchi:
A Neural Network Approach for 3-D Object Recognition. 315-318 - Jun Wang:
A Recurrent Neural Network for Solving the Shortest Path Problem. 319-322 - Jun Cao, Majid Ahmadi, Malayappan Shridhar:
Handwritten Numeral Recognition with Multiple Features andd Multistage Classifiers. 323-326 - Joonho Lim, Eel-Wan Lee, Soo-Ik Chae:
Character Recognition by Neural Networks with Single-Layer Training and Rejection Mechanism. 327-330 - James B. Kuo, B. Y. Chen, Mark W. Mao:
A Radical-Partitioned Neural Network System Using a Modified Sigmoid Function and a Wight-Dotted Radical Selector for Large-Volume Chinese Characters Recognition VLSI. 331-334 - Faramarz Valafar, Okan K. Ersoy:
PNS Modules for the Synthesis of Parallel Self-Organizing Hierarchical Neural Networks. 335-338 - Cheng-Juei Wu:
A Conceptual Associative Memory with Full Memory Capacity and Ability to Associate Arbitrary Patterns. 339-342 - Hon Keung Kwan, Chuan Zhang Tang:
A Multilayer Feedforward Neural Network Model for Digital Hardware Implementation. 343-346
Hardware & Implementations 1
- Misha Mahowald:
Analog VLSI Chip for Stereocorrespondence. 347-350 - A. J. Holmes, Stephen Churcher, J. Hajto, Alan F. Murray, M. J. Rose:
Design of Analogue Synapse Circuits using Non-Volatile a-Si:H Memory Devices. 351-354 - Hong-Kui Yang, Ezz I. El-Masry:
A CMOS Current-Mode PWM Technique for Analog Neural Network Implementations. 355-358 - Desa Gobovic, Mona E. Zaghloul:
Analog Cellular Neural Network with Application to Artial Differential Equations with Variable Mesh-Size. 359-362 - Antonio J. Montalvo, Ronald S. Gyurcsik, John J. Paulos:
Building Blocks for a Temperature-Compensated Analog VLSI Neural Network with On-Chip Learning. 363-366 - Peter R. Kinget, Michiel Steyaert:
Analogue CMOS VLSI Implementation of Cellular Neural Networks with Continuously Programmable Templates. 367-370 - Shanti S. Vedula, Fathi M. A. Salam, Gamze Erten:
Subthreshold Analog Circuit for Computing the Maximum Principal Component of 3-D Data. 371-374 - Geoffrey Bruce Jackson, Alister Hamilton, Alan F. Murray:
Pulse Stream VLSI Neural Systems: Into Robotics. 375-378 - Gyu Moon, Mona E. Zaghloul, R. W. Newcomb:
CMOS Design of Two Winner-Take-All Circuits Using Pulse Duty Cycle Synaptic Weighting. 379-382
Application II
- Kegin Gao, M. Omair Ahmad, M. N. S. Swamy:
A Simple Neural Learning Algorithm for Total Least-Squares Adaptive Filtering. 383-386 - Ioannis Pitas, Constantine Kotropoulos, Nikos Nikolaidis, Ruikang Yang, Moncef Gabbouj:
A Class of Order Statistics Learning Vector Quantizers. 387-390 - Rui J. P. de Figueiredo:
Neural Modeling & Identification of Nonlinear Systems. 391-394 - Sheng Lin, Qin-Ye Yin:
Performance Analysis of Hopfield Neural Networks for DOA Estimation. 395-398 - Ray-I Chang, Pei-Yung Hsiao:
Arabitrarily Shaped Cell Placement by Three-Layer Self-Organizing Neural Networks. 399-402 - Aleksander Malinowski, Jacek M. Zurada, Peter B. Aronhime:
Minimal Training Set Size Estimation for Neural Network-Based Function Approximation. 403-406 - Chi-Chien Lee, José Pineda de Gyvez:
Time-Mulitplexing CNN Simulator. 407-410 - Gui-Xin Cheng, Mamoru Tanaka:
Structural Pattern Compression and Recognition by Linear CNN. 411-414 - Majid M. Altuwaijri, Magdy A. Bayoumi:
Arabic Text Recognition Using Neural Networks. 415-418
Posters: Algorithms & Theory
- Saida Benromdhane, Fathi M. A. Salam:
Computationally-improved Optimal Filtering for Supervised Learning. 419-422 - Sa Hyun Bang, Bing J. Sheu, Josephine C.-F. Chang:
Search of Optimal Solutions in Multi-Level Neural Networks. 423-426 - Claudia Diamantini, Arnaldo Spalvieri:
Certain Facts about Kohonen's LVQ1 Algorithm. 427-430 - KyungMin Na, JaeYeol Rheem, SouGuil Ann:
A Discriminative Training Algorithm for Predictive Neural Network Models. 431-434 - John R. Deller Jr., S. D. Hunt:
Faster, Higher-Quality Training of Feedforward Neural Network Models. 435-438 - Hongbing Zhu, Mamoru Sasaki, Fumio Ueno, Takahiro Inoue:
An Appraoch of Sequential-Like Parallel Algorithm in Boltzmann Machine. 439-442 - Fisseha Mekuria, Tore Fjällbrant:
An Adaptive Neural Network VQ Algorithm and Its Implementation on the DSP32C Signal Processor. 443-446 - Jacek M. Zurada, Aleksander Malinowski, Ian Cloete:
Sensitivity Analysis for Minimization of Input Data Dimension for Feedforward Neural Network. 447-450 - John G. Elias, David P. M. Northmore, Samer M. Meshreki:
Wide-Range Variable Dynamics Using Switched-Capacitor Neuromorphs. 451-454 - Mahmut Hilmi Erdem, Yusuf Ozturk:
Man: Mass Attraction Network. 455-458 - Cesare Alippi, Vincenzo Piuri, Mariagiovanna Sami:
Sensitivity to Errors in Artificial Neural Networks: a Behavioural Approach. 459-462 - Hikaru Mizutani:
The Back Propagation Method for CNN. 463-466 - Kai-Kou R. Yu, Sze-Fong Yau:
Solution of the Missing Cure Problem by Artificial Neural Network. 467-470 - Seung-Jai Min, Eel-Wan Lee, Soo-Ik Chae:
A Study on the Stochastic Computation Using the Ratio of One Pulses and Zero Pulses. 471-474
Hardware & Implementation II
- Valentina Salapura:
Neural Networks Using Bit Stream Arithmetic: a Space Efficient Implementation. 475-478 - David Grant, John Taylor, Paul Houselander:
A High-Speed Integrated Hamming Neural Classifier. 479-482 - Joongho Choi, Bing J. Sheu, Josephine C.-F. Chang:
A Gaussian Synapse Circuit for Analog VLSI Neural Networks. 483-486 - Ari Paasio, Kari Halonen, Veikko Porra:
CMOS Implementation of Associative Memory Using Cellular Neural Network Having Adjustable Template Coefficients. 487-490 - Cesare Alippi, Luciano Briozzo:
Setting and Validating Precision Requirements in the Digital VLSI Implementation of a Neural Defect-Identifier for Machined Objects. 491-494 - S. Pammu, Steven F. Quigley:
An Analogue CMOS Defuzzication Circuit with Representation of Triangular Membership Functions. 495-498 - Manuel Delgado-Restituto, Ángel Rodríguez-Vázquez:
CMOS Current-Mode Chaotic Neurons. 499-502 - Hwa-Joon Oh, Fathi M. A. Salam:
Analog CMOS Implementation of Neural Network for Adaptive Signal Processing. 503-506 - Stephen P. DeWeerth, Tonia G. Morris:
Analog VLSI Circuits for Primitive Sensory Attention. 507-510
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-26 17:30 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
