Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID40th MICRO 2007: Chicago, Illinois, USA
- 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-40 2007), 1-5 December 2007, Chicago, Illinois, USA. IEEE Computer Society 2007, ISBN 0-7695-3047-8
Technology Issues
- Naveen Muralimanohar, Rajeev Balasubramonian, Norman P. Jouppi:
Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0. 3-14 - Xiaoyao Liang, Ramon Canal, Gu-Yeon Wei, David M. Brooks:
Process Variation Tolerant 3T1D-Based Cache Architectures. 15-26 - Radu Teodorescu, Jun Nakano, Abhishek Tiwari, Josep Torrellas:
Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing. 27-42
Instruction Scheduling
- Sebastian Winkel:
Optimal versus Heuristic Global Code Scheduling. 43-55 - Guilherme Ottoni, David I. August:
Global Multi-Threaded Instruction Scheduling. 56-68 - Matthew J. Bridges, Neil Vachharajani, Yun Zhang, Thomas B. Jablin, David I. August:
Revisiting the Sequential Programming Model for Multi-Core. 69-84
Wear-Out Aware Architectures
- Jaume Abella
, Xavier Vera, Antonio González:
Penelope: The NBTI-Aware Processor. 85-96 - Kypros Constantinides, Onur Mutlu, Todd M. Austin, Valeria Bertacco:
Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation. 97-108 - Jason A. Blome, Shuguang Feng, Shantanu Gupta, Scott A. Mahlke:
Self-calibrating Online Wearout Detection. 109-122
Memory
- Daniel Sánchez, Luke Yen, Mark D. Hill, Karthikeyan Sankaralingam:
Implementing Signatures for Transactional Memory. 123-133 - Mrinmoy Ghosh, Hsien-Hsin S. Lee:
Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs. 134-145 - Onur Mutlu, Thomas Moscibroda:
Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors. 146-160
Networking and Security
- Amit Kumar, Ram Huggahalli:
Impact of Cache Coherence Protocols on the Processing of Network Traffic. 161-171 - John Kim, James D. Balfour, William J. Dally:
Flattened Butterfly Topology for On-Chip Networks. 172-182 - Brian Rogers, Siddhartha Chhabra, Milos Prvulovic, Yan Solihin:
Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly. 183-196
Reliability
- Jangwoo Kim, Nikos Hardavellas, Ken Mai, Babak Falsafi, James C. Hoe:
Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding. 197-209 - Albert Meixner, Michael E. Bauer, Daniel J. Sorin:
Argus: Low-Cost, Comprehensive Error Detection in Simple Cores. 210-222 - Niti Madan, Rajeev Balasubramonian:
Leveraging 3D Technology for Improved Reliability. 223-235 - Francisco J. Mesa-Martinez, Jose Renau:
Effective Optimistic-Checker Tandem Core Design through Architectural Pruning. 236-248
Simulation/Workload Analysis
- Derek Chiou, Dam Sunwoo, Joonsoo Kim, Nikhil A. Patil, William H. Reinhart, Darrel Eric Johnson, Jebediah Keefe, Hari Angepat:
FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators. 249-261 - Christophe Dubach, Timothy M. Jones, Michael F. P. O'Boyle:
Microarchitectural Design Space Exploration Using an Architecture-Centric Approach. 262-271 - Chang-Burm Cho, Wangyuan Zhang, Tao Li:
Informed Microarchitecture Design Space Exploration Using Workload Dynamics. 274-285 - Todd Mytkowicz, Peter F. Sweeney, Matthias Hauswirth, Amer Diwan:
Time Interpolation: So Many Metrics, So Few Registers. 286-300
Prefetching and Snooping
- Yuan Chou:
Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications. 301-313 - Jason Zebchuk, Elham Safi, Andreas Moshovos:
A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy. 314-327 - Karin Strauss, Xiaowei Shen, Josep Torrellas:
Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors. 327-342
Parallelism and QoS in CMPs
- Fei Guo, Yan Solihin, Li Zhao, Ravishankar R. Iyer:
A Framework for Providing Quality of Service in Chip Multi-Processors. 343-355 - William Thies, Vikram Chandrasekhar, Saman P. Amarasinghe:
A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs. 356-369 - Michael L. Chu, Rajiv A. Ravindran, Scott A. Mahlke:
Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures. 369-380
Parallel Architectures
- Changkyu Kim, Simha Sethumadhavan, M. S. Govindan, Nitya Ranganathan, Divya Gulati, Doug Burger, Stephen W. Keckler:
Composable Lightweight Processors. 381-394 - Thomas Y. Yeh, Petros Faloutsos, Milos D. Ercegovac, Sanjay J. Patel, Glenn Reinman:
The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration. 394-406 - Wilson W. L. Fung, Ivan Sham, George L. Yuan, Tor M. Aamodt:
Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow. 407-420
Cache Replacement Policies
- Arkaprava Basu, Nevin Kirman, Meyrem Kirman, Mainak Chaudhuri, José F. Martínez:
Scavenger: A New Last Level Cache Architecture with Global Block Priority. 421-432 - Stephen Hines, David B. Whalley, Gary S. Tyson:
Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache. 433-444 - Kaushik Rajan, Ramaswamy Govindarajan:
Emulating Optimal Replacement with a Shepherd Cache. 445-454
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-18 20:19 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
