Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID7th MTV 2006: Austin, TX, USA
- Magdy S. Abadir, Li-C. Wang, Jayanta Bhadra:
Seventh International Workshop on Microprocessor Test and Verification (MTV 2006), Common Challenges and Solutions, 4-5 December 2006, Austin, Texas, USA. IEEE Computer Society 2006, ISBN 978-0-7695-2839-7
Introduction
- Preface.
- Acknowledgement.
- Workshop Organizing Committee.
- Program Committee.
Test
- Paolo Bernardi
, Letícia Maria Veiras Bolzani, Alberto Manzone, Massimo Osella, Massimo Violante, Matteo Sonza Reorda:
Software-Based On-Line Test of Communication Peripherals in Processor-Based Systems for Automotive Applications. 3-8 - Jorge Campos, Hussain Al-Asaad:
Circuit Profiling Mechanisms for High-Level {ATPG}. 9-14 - Vijay Gangaram, Deepa Bhan, James K. Caldwell:
Functional Test Selection for High Volume Manufacturing. 15-19 - József Sziray:
Test Calculation for Logic and Delay Faults in Digital Circuits. 20-32
Verification and Test Generation
- Heon-Mo Koo, Prabhat Mishra, Jayanta Bhadra, Magdy S. Abadir:
Directed Micro-architectural Test Generation for an Industrial Processor: A Case Study. 33-36 - Marc Herbstritt, Bernd Becker, Christoph Scholl:
Advanced SAT-Techniques for Bounded Model Checking of Blackbox Designs. 37-44 - Tamarah Arons, Elad Elster, Terry Murphy, Eli Singerman:
Embedded Software Validation: Applying Formal Techniques for Coverage and Test Generation. 45-51 - Noah Bamford, Rekha Bangalore, Eric Chapman, Hector Chavez, Rajeev Dasari, Yinfang Lin, Edgar Jimenez:
Challenges in System on Chip Verification. 52-60
Architectural and Design Issues
- Hassan Al-Sukhni, David Lindberg, James Holt, Michele Reese:
Workload Slicing for Characterizing New Features in High Performance Microprocessors. 61-67 - Hiren D. Patel, Sandeep K. Shukla:
Deep vs. Shallow, Kernel vs. Language--What is Better for Heterogeneous Modeling in {SystemC}?. 68-75 - Hyun Sung Kim, D. M. H. Walker:
Statistical Static Timing Analysis Considering the Impact of Power Supply Noise in {VLSI} Circuits. 76-82 - Jianmin Zhang, Ming Yan, Sikun Li:
Debug Support for Scalable System-on-Chip. 83-87 - Sean Safarpour, Andreas G. Veneris:
Abstraction and Refinement Techniques in Automated Design Debugging. 88-93 - Chia-Chih Yen, Ten Lin, Hermes Lin, Kai Yang, Ta-Yung Liu, Yu-Chin Hsu:
Diagnosing Silicon Failures Based on Functional Test Patterns. 94-98
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-17 20:30 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
