Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID18th RSP 2007: Porto Alegre, RS, Brazil
- 18th IEEE International Workshop on Rapid System Prototyping (RSP 2007), 28-30 May 2007, Porto Alegre, RS, Brazil. IEEE Computer Society 2007, ISBN 978-0-7695-2834-2
Session 1: Co-design
- André Silva, Guilherme Álvaro R. M. Esmeraldo, Edna Barros
, Pablo Viana:
Cache-Analyzer: Design Space Evaluation of Configurable-Caches in a Single-Pass. 3-9 - Kenneth B. Kent, Beatriz C. Iaderoza, Micaela Serra:
Codesign of a Computationally Intensive Problem in GF(3). 10-16 - Fernando Rincón, Jesús Barba, Francisco Moya, Felix Jesús Villanueva, David Villa, Julio Dondo, Juan Carlos López:
Unified Inter-Communication Architecture for Systems-on-Chip. 17-26
Session 2: HW Performance
- Luis Carlos Caruso, Guilherme Montez Guindani, Hugo Schmitt, Ney Calazans, Fernando Moraes:
SPP-NIDS - A Sea of Processors Platform for Network Intrusion Detection Systems. 27-33 - Ewerson Carvalho, Ney Calazans, Fernando Moraes:
Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs. 34-40 - Ioannis Mavroidis, Ioannis Papaefstathiou, Dionisios N. Pnevmatikatos:
Hardware Implementation of 2-Opt Local Search Algorithm for the Traveling Salesman Problem. 41-47 - Romain Kamdem:
Hardware/Firmware Verification of Graphic IP. 48-56
Session 3: Short Papers FPGA - Applications
- Everton Carara, Aline Mello, Fernando Moraes:
Communication Models in Networks-on-Chip. 57-60 - Roman Koch, Thilo Pionteck, Carsten Albrecht, Erik Maehle:
A Lightweight Framework for Runtime Reconfigurable System Prototyping. 61-64 - V. Mariatos, Kostas Adaos, George Alexiou:
Design and Implementation of a Reconfigurable, Embedded Real-Time Face Detection System. 65-68 - Júlio C. B. de Mattos, Antonio Carlos Schneider Beck, Luigi Carro:
Object-Oriented Reconfiguration. 69-74
Session 4: Formal Specification
- Juliana de Melo Bezerra, Celso Massaki Hirata:
A Semantics for UML-RT using n-calculus. 75-82 - Doron Drusinsky, Man-tak Shing:
Verifying Distributed Protocols using MSC-Assertions, Run-time Monitoring, and Automatic Test Generation. 82-88 - Fabrice Kordon, Jean-Baptiste Voron:
Rapid Prototyping of Intrusion Detection Systems. 89-98
Session 5: Prototyping and Development Methodologies and Tools
- Rene Beckert, Thomas Fuchs, Steffen Rülke, Wolfram Hardt:
A Tailored Design Partitioning Method for Hardware Emulation. 99-105 - Jérôme Hugues, Bechir Zalila, Laurent Pautet, Fabrice Kordon:
Rapid Prototyping of Distributed Real-Time Embedded Systems Using the AADL and Ocarina. 106-112 - Katalin Popovici, Xavier Guerin, Frédéric Rousseau, Pier Stanislao Paolucci, Ahmed Amine Jerraya:
Efficient Software Development Platforms for Multimedia Applications at Different Abstraction Levels. 113-122
Session 6: Testing
- Fernando Kronbauer, Alexandro Baldassin, Bruno C. Albertini, Paulo Centoducatte, Sandro Rigo, Guido Araujo, Rodolfo Azevedo:
A Flexible Platform Framework for Rapid Transactional Memory Systems Prototyping and Evaluation. 123-129 - Philipp Graf, Klaus D. Müller-Glaser, Clemens Reichmann:
Nonintrusive Black- and White-Box Testing of Embedded Systems Software against UML Models. 130-138
Session 7: Short Papers - HW Performance, Co-Design and Tool
- Gilles Sassatelli, Nicolas Saint-Jean, Cristiane R. Woszezenki, Ismael Grehs, Fernando Gehm Moraes:
Architectural Issues in Homogeneous NoC-Based MPSoC. 139-142 - Zhonghai Lu, Jonas Sicking, Ingo Sander, Axel Jantsch:
Using Synchronizers for Refining Synchronous Communication onto Hardware/Software Architectures. 143-149 - Himanshu Arora, Nikolaus Klemmer, Thomas Jochum, Patrick D. Wolf:
Design Methodology and CAD Tools for Prototyping Delta-Sigma Fractional-N Frequency Synthesizers. 150-156
Session 8: Short Papers - Formal Specification
- Harald Obereder, Markus Pfaff:
Behavioral synthesis of property specification language (PSL) assertions. 157-160 - Lyes Benalycherif, Anthony McIsaac, Neil Dunlop:
Structured Approach to Property Specification and Verification of HW IP. 161-166
Session 9: Applications
- Xiaohua Tian, Thinh M. Le, B. L. Ho, Yong Lian:
A CABAC Encoder Design of H.264/AVC with RDO Support. 167-173 - Vagner S. Rosa, Wagston T. Staehler, Arnaldo Azevedo, Bruno Zatt, Roger Endrigo Carvalho Porto, Luciano Volcan Agostini, Sergio Bampi, Altamiro Amadeu Susin:
FPGA Prototyping Strategy for a H.264/AVC Video Decoder. 174-180 - David Matschulat, César A. M. Marcon, Fabiano Hessel:
ER-EDF: A QoS Scheduler for Real-Time Embedded Systems. 181-188
Session 10: FPGA and SW Algorithms
- Anupam Chattopadhyay, Zoltan Endre Rakosi, Kingshuk Karuri, David Kammler, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Pre- and Post-Fabrication Architecture Exploration for Partially Reconfigurable VLIW Processors. 189-194 - Youngchul Cho, Nacer-Eddine Zergainoh, Kiyoung Choi, Ahmed Amine Jerraya:
Low Runtime-Overhead Software Synthesis for Communicating Concurrent Processes. 195-201 - Chanik Park, Wonmoon Cheon, Yangsup Lee, Myoung-Soo Jung, Wonhee Cho, Hanbin Yoon:
A Re-configurable FTL (Flash Translation Layer) Architecture for NAND Flash based Applications. 202-208
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-17 20:29 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
