10th SLIP 2008: Newcastle, UK

Refine list

showing all ?? records

FPGA interconnect modeling and architectures

Timing optimization

Multi-core architectures

On-chip communication

Physical synthesis and on-chip delay optimization

a service of  Schloss Dagstuhl - Leibniz Center for Informatics