Stop the war!
Остановите войну!
for scientists:
default search action
BibTeX records: Ernst G. Bernard
@article{DBLP:journals/tc/Bernard96, author = {Ernst G. Bernard}, title = {Efficient Fault Locations for Globally Controlled and Comparison-Based Multistage Interconnection Networks}, journal = {{IEEE} Trans. Computers}, volume = {45}, number = {12}, pages = {1420--1425}, year = {1996}, url = {https://doi.org/10.1109/12.545971}, doi = {10.1109/12.545971}, timestamp = {Sat, 20 May 2017 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/tc/Bernard96.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/date/BernardSN96, author = {Ernst G. Bernard and Sven Simon and Josef A. Nossek}, title = {Built-in self test architectures for multistage interconnection networks}, booktitle = {1996 European Design and Test Conference, ED{\&}TC 1996, Paris, France, March 11-14, 1996}, pages = {176--180}, publisher = {{IEEE} Computer Society}, year = {1996}, url = {https://doi.org/10.1109/EDTC.1996.494145}, doi = {10.1109/EDTC.1996.494145}, timestamp = {Fri, 20 May 2022 15:52:30 +0200}, biburl = {https://dblp.org/rec/conf/date/BernardSN96.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ipps/BernardSN94, author = {Ernst G. Bernard and Matthias Sauer and Josef A. Nossek}, editor = {Howard Jay Siegel}, title = {Fault Location in Multistage Interconnection Networks with Global and Distributed Control}, booktitle = {Proceedings of the 8th International Symposium on Parallel Processing, Canc{\'{u}}n, Mexico, April 1994}, pages = {830--834}, publisher = {{IEEE} Computer Society}, year = {1994}, url = {https://doi.org/10.1109/IPPS.1994.288209}, doi = {10.1109/IPPS.1994.288209}, timestamp = {Fri, 24 Mar 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ipps/BernardSN94.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/SimonBSN94, author = {Sven Simon and Ernst G. Bernard and Matthias Sauer and Josef A. Nossek}, title = {A New Retiming Algorithm for Circuit Design}, booktitle = {1994 {IEEE} International Symposium on Circuits and Systems, {ISCAS} 1994, London, England, UK, May 30 - June 2, 1994}, pages = {35--38}, publisher = {{IEEE}}, year = {1994}, url = {https://doi.org/10.1109/ISCAS.1994.409190}, doi = {10.1109/ISCAS.1994.409190}, timestamp = {Wed, 16 Oct 2019 14:14:49 +0200}, biburl = {https://dblp.org/rec/conf/iscas/SimonBSN94.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/SauerBN93, author = {Matthias Sauer and Ernst G. Bernard and Josef A. Nossek}, title = {Block Sequential {CORDIC} Architectures}, booktitle = {1993 {IEEE} International Symposium on Circuits and Systems, {ISCAS} 1993, Chicago, Illinois, USA, May 3-6, 1993}, pages = {1591--1594}, publisher = {{IEEE}}, year = {1993}, timestamp = {Wed, 16 Oct 2019 14:14:49 +0200}, biburl = {https://dblp.org/rec/conf/iscas/SauerBN93.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/asap/SauerBN92, author = {Matthias Sauer and Ernst G. Bernard and Josef A. Nossek}, title = {On partitioning of multistage algorithms and design of intermediate memories}, booktitle = {Application Specific Array Processors, {ASAP} 1992, Proceedings of the International Conference on, Berkeley, CA, USA, 4-7 August, 1992}, pages = {89--101}, publisher = {{IEEE}}, year = {1992}, url = {https://doi.org/10.1109/ASAP.1992.218579}, doi = {10.1109/ASAP.1992.218579}, timestamp = {Sun, 08 Aug 2021 01:40:48 +0200}, biburl = {https://dblp.org/rec/conf/asap/SauerBN92.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/icassp/BernardKSS92, author = {Ernst G. Bernard and Josef G. Krammer and Matthias Sauer and R. Schweizer}, title = {A pipeline architecture for modified higher radix {FFT}}, booktitle = {1992 {IEEE} International Conference on Acoustics, Speech, and Signal Processing, {ICASSP} '92, San Francisco, California, USA, March 23-26, 1992}, pages = {617--620}, publisher = {{IEEE} Computer Society}, year = {1992}, url = {https://doi.org/10.1109/ICASSP.1992.226544}, doi = {10.1109/ICASSP.1992.226544}, timestamp = {Mon, 09 Aug 2021 14:54:02 +0200}, biburl = {https://dblp.org/rec/conf/icassp/BernardKSS92.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/KrammerBSN91, author = {Josef G. Krammer and Ernst G. Bernard and Matthias Sauer and Josef A. Nossek}, title = {Sorting on defective VLSI-arrays}, journal = {Integr.}, volume = {12}, number = {1}, pages = {33--48}, year = {1991}, url = {https://doi.org/10.1016/0167-9260(91)90041-I}, doi = {10.1016/0167-9260(91)90041-I}, timestamp = {Thu, 20 Feb 2020 00:00:00 +0100}, biburl = {https://dblp.org/rec/journals/integration/KrammerBSN91.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.