Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDPhilip H. W. Leong
Philip Heng Wai Leong
Person information
- affiliation: University of Sydney, Australia
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
Journal Articles
- 2024
[j58]Carol Jingyi Li
, Richard Rademacher, David Boland, Craig T. Jin, Chad M. Spooner, Philip H. W. Leong:
S$^{3}$CA: A Sparse Strip Spectral Correlation Analyzer. IEEE Signal Process. Lett. 31: 646-650 (2024)- [j57]Yufei Yang, Chenhao Xie, Liansheng Liu, Philip H. W. Leong, Shuaiwen Leon Song:
Efficient Radius Search for Adaptive Foveal Sizing Mechanism in Collaborative Foveated Rendering Framework. IEEE Trans. Mob. Comput. 23(5): 3620-3632 (2024) - 2023
- [j56]Andrew C. Cullen, Benjamin I. P. Rubinstein, Sithamparanathan Kandeepan, Barry Flower, Philip H. W. Leong:
Predicting dynamic spectrum allocation: a review covering simulation, modelling, and prediction. Artif. Intell. Rev. 56(10): 10921-10959 (2023) - [j55]Xiangwei Li, Douglas L. Maskell, Carol Jingyi Li, Philip H. W. Leong, David Boland:
A Scalable Systolic Accelerator for Estimation of the Spectral Correlation Density Function and Its FPGA Implementation. ACM Trans. Reconfigurable Technol. Syst. 16(1): 9:1-9:24 (2023) - [j54]Carol Jingyi Li, Xiangwei Li, Binglei Lou, Craig T. Jin, David Boland, Philip H. W. Leong:
Fixed-point FPGA Implementation of the FFT Accumulation Method for Real-time Cyclostationary Analysis. ACM Trans. Reconfigurable Technol. Syst. 16(3): 41:1-41:28 (2023) - [j53]Binglei Lou, David Boland, Philip H. W. Leong:
fSEAD: A Composable FPGA-based Streaming Ensemble Anomaly Detection Library. ACM Trans. Reconfigurable Technol. Syst. 16(3): 42:1-42:27 (2023) - [j52]Jiaxin Qing, Philip H. W. Leong, Raymond W. Yeung:
Performance Analysis and Optimal Design of BATS Code: A Hardware Perspective. IEEE Trans. Veh. Technol. 72(8): 9733-9745 (2023) - 2022
- [j51]Xueyuan Liu, Carol Jingyi Li, Craig T. Jin, Philip H. W. Leong:
Wireless Signal Representation Techniques for Automatic Modulation Classification. IEEE Access 10: 84166-84187 (2022) - [j50]Ayaz Umer, Chakkrit Termritthikun, Tie Qiu, Philip H. W. Leong, Ivan Lee:
On-Device Saliency Prediction Based on Pseudoknowledge Distillation. IEEE Trans. Ind. Informatics 18(9): 6317-6325 (2022) - [j49]Maolin Wang, Seyedramin Rasoulinezhad, Philip H. W. Leong, Hayden Kwok-Hay So:
NITI: Training Integer Neural Networks Using Integer-Only Arithmetic. IEEE Trans. Parallel Distributed Syst. 33(11): 3249-3261 (2022) - [j48]Seyedramin Rasoulinezhad, Esther Roorda, Steve Wilton, Philip H. W. Leong, David Boland:
Rethinking Embedded Blocks for Machine Learning Applications. ACM Trans. Reconfigurable Technol. Syst. 15(1): 9:1-9:30 (2022) - [j47]Esther Roorda, Seyedramin Rasoulinezhad, Philip H. W. Leong, Steven J. E. Wilton:
FPGA Architecture Exploration for DNN Acceleration. ACM Trans. Reconfigurable Technol. Syst. 15(3): 33:1-33:37 (2022) - [j46]Philip H. W. Leong:
Introduction to Special Section on FPGA 2021. ACM Trans. Reconfigurable Technol. Syst. 15(4): 42:1 (2022) - 2020
- [j45]Jason Kamran Eshraghian, Seungbum Baek, Timothée Levi, Takashi Kohno, Said F. Al-Sarawi, Philip H. W. Leong, Kyoung-Rok Cho, Derek Abbott, Omid Kavehei:
Nonlinear retinal response modeling for future neuromorphic instrumentation. IEEE Instrum. Meas. Mag. 23(1): 21-29 (2020) - [j44]Nicholas J. Fraser, Philip H. W. Leong:
Kernel Normalised Least Mean Squares with Delayed Model Adaptation. ACM Trans. Reconfigurable Technol. Syst. 13(2): 7:1-7:30 (2020) - [j43]Julian Faraone, Martin Kumm, Martin Hardieck, Peter Zipf, Xueyuan Liu, David Boland, Philip H. W. Leong:
AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers. IEEE Trans. Very Large Scale Integr. Syst. 28(1): 115-128 (2020) - 2019
- [j42]Cheng Luo, Wei Cao, Lingli Wang, Philip H. W. Leong:
RNA: An Accurate Residual Network Accelerator for Quantized and Reconstructed Deep Neural Networks. IEICE Trans. Inf. Syst. 102-D(5): 1037-1045 (2019) - [j41]Stephen Tridgell, Martin Kumm, Martin Hardieck, David Boland, Duncan J. M. Moss, Peter Zipf, Philip H. W. Leong:
Unrolling Ternary Neural Networks. ACM Trans. Reconfigurable Technol. Syst. 12(4): 22:1-22:23 (2019) - [j40]Duncan J. M. Moss, David Boland, Philip H. W. Leong:
A Two-Speed, Radix-4, Serial-Parallel Multiplier. IEEE Trans. Very Large Scale Integr. Syst. 27(4): 769-777 (2019) - 2018
- [j39]Ning Ma, Yu Peng, Shaojun Wang, Philip Heng Wai Leong:
An Unsupervised Deep Hyperspectral Anomaly Detector. Sensors 18(3): 693 (2018) - [j38]Yongfu He, Yu Peng, Shaojun Wang, Datong Liu, Philip Heng Wai Leong:
A Structured Sparse Subspace Learning Algorithm for Anomaly Detection in UAV Flight Data. IEEE Trans. Instrum. Meas. 67(1): 90-100 (2018) - 2017
- [j37]Anthony Mihirana De Silva, Richard I. A. Davis, Syed Ahmed Pasha, Philip Heng Wai Leong:
Forecasting Financial Time Series with Grammar-Guided Feature Generation. Comput. Intell. 33(2): 241-261 (2017) - [j36]Cong Nguyen Dao, Abdallah El Kass, Mostafa Rahimi Azghadi, Craig T. Jin, Jonathan Scott, Philip Heng Wai Leong:
An enhanced MOSFET threshold voltage model for the 6-300 K temperature range. Microelectron. Reliab. 69: 36-39 (2017) - [j35]Mostafa Rahimi Azghadi, Bernabé Linares-Barranco, Derek Abbott, Philip Heng Wai Leong:
A Hybrid CMOS-Memristor Neuromorphic Synapse. IEEE Trans. Biomed. Circuits Syst. 11(2): 434-445 (2017) - [j34]Thuy T. Pham, Cindy Thamrin, Paul D. Robinson, Alistair Lee McEwan, Philip Heng Wai Leong:
Respiratory Artefact Removal in Forced Oscillation Measurements: A Machine Learning Approach. IEEE Trans. Biomed. Eng. 64(8): 1679-1687 (2017) - [j33]Thuy T. Pham, Steven T. Moore, Simon J. G. Lewis, Diep N. Nguyen, Eryk Dutkiewicz, Andrew J. Fuglevand, Alistair Lee McEwan, Philip Heng Wai Leong:
Freezing of Gait Detection in Parkinson's Disease: A Subject-Independent Detector Using Anomaly Scores. IEEE Trans. Biomed. Eng. 64(11): 2719-2728 (2017) - [j32]Farzad Noorian, Philip Heng Wai Leong:
On Time Series Forecasting Error Measures for Finite Horizon Control. IEEE Trans. Control. Syst. Technol. 25(2): 736-743 (2017) - [j31]Philip Heng Wai Leong, Hideharu Amano, Jason Helge Anderson, Koen Bertels, João M. P. Cardoso, Oliver Diessel, Guy Gogniat, Mike Hutton, JunKyu Lee, Wayne Luk, Patrick Lysaght, Marco Platzner, Viktor K. Prasanna, Tero Rissa, Cristina Silvano, Hayden Kwok-Hay So, Yu Wang:
The First 25 Years of the FPL Conference: Significant Papers. ACM Trans. Reconfigurable Technol. Syst. 10(2): 15:1-15:17 (2017) - [j30]Nicholas J. Fraser, JunKyu Lee, Duncan J. M. Moss, Julian Faraone, Stephen Tridgell, Craig T. Jin, Philip Heng Wai Leong:
FPGA Implementations of Kernel Normalised Least Mean Squares Processors. ACM Trans. Reconfigurable Technol. Syst. 10(4): 26:1-26:20 (2017) - [j29]Jian Yan, Junqi Yuan, Philip Heng Wai Leong, Wayne Luk, Lingli Wang:
Lossless Compression Decoders for Bitstreams and Software Binaries Based on High-Level Synthesis. IEEE Trans. Very Large Scale Integr. Syst. 25(10): 2842-2855 (2017) - 2016
- [j28]Ashnil Kumar, Shane Dyer, Jinman Kim, Changyang Li, Philip Heng Wai Leong, Michael J. Fulham, Dagan Feng:
Adapting content-based image retrieval techniques for the semantic annotation of medical images. Comput. Medical Imaging Graph. 49: 37-45 (2016) - [j27]Yeyong Pang, Shaojun Wang, Yu Peng, Xiyuan Peng, Nicholas J. Fraser, Philip Heng Wai Leong:
A Microcoded Kernel Recursive Least Squares Processor Using FPGA Technology. ACM Trans. Reconfigurable Technol. Syst. 10(1): 5:1-5:22 (2016) - 2015
- [j26]Michael Frechtling, Philip Heng Wai Leong:
MCALIB: Measuring Sensitivity to Rounding Error with Monte Carlo Programming. ACM Trans. Program. Lang. Syst. 37(2): 5:1-5:25 (2015) - 2013
- [j25]S. Man Ho Ho, Yanqing Ai, Thomas Chun-Pong Chau, Steve C. L. Yuen, Oliver Chiu-sing Choy, Philip Heng Wai Leong, Kong-Pang Pun:
Architecture and Design Flow for a Highly Efficient Structured ASIC. IEEE Trans. Very Large Scale Integr. Syst. 21(3): 424-433 (2013) - 2012
- [j24]Chi Wai Yu, Alastair M. Smith, Wayne Luk, Philip Heng Wai Leong, Steven J. E. Wilton:
Optimizing Floating Point Units in Hybrid FPGAs. IEEE Trans. Very Large Scale Integr. Syst. 20(7): 1295-1303 (2012) - [j23]Haile Yu, Philip Heng Wai Leong, Qiang Xu:
An FPGA Chip Identification Generator Using Configurable Ring Oscillators. IEEE Trans. Very Large Scale Integr. Syst. 20(12): 2198-2207 (2012) - 2011
- [j22]Joydip Das, Andrew Lam, Steven J. E. Wilton, Philip Heng Wai Leong, Wayne Luk:
An Analytical Model Relating FPGA Architecture to Logic Density and Depth. IEEE Trans. Very Large Scale Integr. Syst. 19(12): 2229-2242 (2011) - 2010
- [j21]Yuet Ming Lam, José Gabriel F. Coutinho, Chun Hok Ho, Philip Heng Wai Leong, Wayne Luk:
Multiloop Parallelisation Using Unrolling and Fission. Int. J. Reconfigurable Comput. 2010: 475620:1-475620:10 (2010) - 2009
- [j20]Chun Hok Ho, Chi Wai Yu, Philip Heng Wai Leong, Wayne Luk, Steven J. E. Wilton:
Floating-Point FPGA: Architecture and Modeling. IEEE Trans. Very Large Scale Integr. Syst. 17(12): 1709-1718 (2009) - 2008
- [j19]Chi Wai Yu, Julien Lamoureux, Steven J. E. Wilton, Philip Heng Wai Leong, Wayne Luk:
The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units. Int. J. Reconfigurable Comput. 2008: 736203:1-736203:10 (2008) - [j18]Jürgen Becker, Michael Hübner, Roger F. Woods, Philip Heng Wai Leong, Robert Esser, Lionel Torres:
Current Trends on Reconfigurable Computing. Int. J. Reconfigurable Comput. 2008: 918525:1 (2008) - [j17]Steven J. E. Wilton, Chun Hok Ho, Bradley R. Quinton, Philip Heng Wai Leong, Wayne Luk:
A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications. ACM Trans. Reconfigurable Technol. Syst. 1(1): 7:1-7:25 (2008) - [j16]Brian M. H. Li, Philip Heng Wai Leong:
Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors. J. Signal Process. Syst. 51(1): 77-98 (2008) - 2007
- [j15]David B. Thomas, Wayne Luk, Philip Heng Wai Leong, John D. Villasenor:
Gaussian random number generators. ACM Comput. Surv. 39(4): 11 (2007) - [j14]Philip Heng Wai Leong, Andreas Koch, Eduardo I. Boemo:
Editorial - Field-programmable logic and applications. IET Comput. Digit. Tech. 1(4): 265-266 (2007) - [j13]Kuen Hung Tsoi, Ka Hei Leung, Philip Heng Wai Leong:
High performance physical random number generator. IET Comput. Digit. Tech. 1(4): 349-352 (2007) - [j12]Steve C. L. Yuen, Johnny M. H. Lee, Wen Jung Li, Philip Heng Wai Leong:
An AA-Sized Vibration-Based Microgenerator for Wireless Sensors. IEEE Pervasive Comput. 6(1): 64-72 (2007) - 2006
- [j11]Dong-U Lee, John D. Villasenor, Wayne Luk, Philip Heng Wai Leong:
A Hardware Gaussian Noise Generator Using the Box-Muller Method and Its Error Analysis. IEEE Trans. Computers 55(6): 659-671 (2006) - 2005
- [j10]Monk-Ping Leong, Chi Chiu Cheung, Chin-Wang Cheung, Polly P. M. Wan, Ivan K. H. Leung, Winnie M. M. Yeung, Wing Seung Yuen, Kenneth S. K. Chow, Kwong-Sak Leung, Philip Heng Wai Leong:
CPE: A Parallel Library for Financial Engineering Applications. Computer 38(10): 70-77 (2005) - [j9]Dong-U Lee, Wayne Luk, John D. Villasenor, Guanglie Zhang, Philip Heng Wai Leong:
A hardware Gaussian noise generator using the Wallace method. IEEE Trans. Very Large Scale Integr. Syst. 13(8): 911-920 (2005) - 2004
- [j8]Johnny M. H. Lee, Steve C. L. Yuen, Mimi H. M. Luk, Gordon M. H. Chan, Kin Fong Lei, Wen J. Li, Philip Heng Wai Leong, Yeung Yam:
Self-Powered Wireless temperature Sensing Using MEMS-Based AA-Size Energy Transducer. Int. J. Inf. Acquis. 1(2): 121-128 (2004) - 2003
- [j7]Monk-Ping Leong, Craig T. Jin, Philip Heng Wai Leong:
An FPGA-Based Electronic Cochlea. EURASIP J. Adv. Signal Process. 2003(7): 629-638 (2003) - [j6]Monk-Ping Leong, Philip Heng Wai Leong:
A variable-radix digit-serial design methodology and its application to the discrete cosine transform. IEEE Trans. Very Large Scale Integr. Syst. 11(1): 90-104 (2003) - 2002
- [j5]Philip Heng Wai Leong, Ivan K. H. Leung:
A microcoded elliptic curve processor using FPGA technology. IEEE Trans. Very Large Scale Integr. Syst. 10(5): 550-559 (2002) - 2001
- [j4]Philip Heng Wai Leong, Chiu-Wing Sham, W. C. Wong, H. Y. Wong, Wing Seung Yuen, Monk-Ping Leong:
A bitstream reconfigurable FPGA implementation of the WSAT algorithm. IEEE Trans. Very Large Scale Integr. Syst. 9(1): 197-201 (2001) - 1995
- [j3]Philip Heng Wai Leong, Marwan A. Jabri:
A low-power VLSI arrhythmia classifier. IEEE Trans. Neural Networks 6(6): 1435-1445 (1995) - 1993
- [j2]Philip Heng Wai Leong, Marwan A. Jabri:
Kakadu - A Low Power Analogue Neural Network Classifier. Int. J. Neural Syst. 4(4): 381-394 (1993) - [j1]Marwan A. Jabri, Stephen Pickard, Philip H. W. Leong, Y. Xie:
Algorithmic and implementation issues in analog low power learning neural network chips. J. VLSI Signal Process. 6(1): 67-76 (1993)
Conference and Workshop Papers
- 2023
- [c138]Chuliang Guo, Binglei Lou, Xueyuan Liu, David Boland, Philip H. W. Leong:
Single-Batch CNN Training using Block Minifloats on FPGAs. FPGA 2023: 53 - [c137]Teng-Hui Huang, Thilini Dahanayaka, Kanchana Thilakarathna, Philip H. W. Leong, Hesham El Gamal:
The Wyner Variational Autoencoder for Unsupervised Multi-Layer Wireless Fingerprinting. GLOBECOM 2023: 820-825 - [c136]Chuliang Guo, Binglei Lou, Xueyuan Liu, David Boland, Philip H. W. Leong, Cheng Zhuo:
BOOST: Block Minifloat-Based On-Device CNN Training Accelerator with Transfer Learning. ICCAD 2023: 1-9 - [c135]Mohammad Reza Jabbarpour, Bahman Javadi, Philip H. W. Leong, Rodrigo N. Calheiros, David Boland, Chris Butler:
On-Board Federated Learning in Orbital Edge Computing. ICPADS 2023: 1045-1052 - 2022
- [c134]Wenjie Zhou, Haoyan Qi, David Boland, Philip H. W. Leong:
FPGA Implementation of N-BEATS for Time Series Forecasting Using Block Minifloat Arithmetic. APCCAS 2022: 546-550 - 2021
- [c133]Seyedramin Rasoulinezhad, David Boland, Philip H. W. Leong:
MLBlocks: FPGA Blocks for Machine Learning Applications. FPGA 2021: 228 - [c132]Yuan Dai, Simin Liu, Yao Lu, Hao Zhou, Seyedramin Rasoulinezhad, Philip H. W. Leong, Lingli Wang:
APIR-DSP: An approximate PIR-DSP architecture for error-tolerant applications. FPT 2021: 1-8 - [c131]Sean Fox, Seyedramin Rasoulinezhad, Julian Faraone, David Boland, Philip H. W. Leong:
A Block Minifloat Representation for Training Deep Neural Networks. ICLR 2021 - 2020
- [c130]Seyedramin Rasoulinezhad, Siddhartha, Hao Zhou, Lingli Wang, David Boland, Philip H. W. Leong:
LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations. FPGA 2020: 161-171 - [c129]Stephen Tridgell, David Boland, Philip H. W. Leong, Ryan Kastner, Alireza Khodamoradi, Siddhartha:
Real-time Automatic Modulation Classification using RFSoC. IPDPS Workshops 2020: 82-89 - [c128]Cyrus Wing-Hei Chan, Philip H. W. Leong, Hayden Kwok-Hay So:
Vision Guided Crop Detection in Field Robots using FPGA-Based Reconfigurable Computers. ISCAS 2020: 1-5 - 2019
- [c127]Seyedramin Rasoulinezhad, Hao Zhou, Lingli Wang, Philip H. W. Leong:
PIR-DSP: An FPGA DSP Block Architecture for Multi-precision Deep Neural Networks. FCCM 2019: 35-44 - [c126]Sean Fox, Julian Faraone, David Boland, Kees A. Vissers, Philip H. W. Leong:
Training Deep Neural Networks in Low-Precision with High Accuracy Using FPGAs. FPT 2019: 1-9 - [c125]Stephen Tridgell, David Boland, Philip H. W. Leong, Siddhartha:
Real-Time Automatic Modulation Classification. FPT 2019: 299-302 - [c124]Seyedramin Rasoulinezhad, Sean Fox, Hao Zhou, Lingli Wang, David Boland, Philip H. W. Leong:
MajorityNets: BNNs Utilising Approximate Popcount for Improved Efficiency. FPT 2019: 339-342 - 2018
- [c123]Jiang Su, Julian Faraone, Junyi Liu, Yiren Zhao, David B. Thomas, Philip Heng Wai Leong, Peter Y. K. Cheung:
Redundancy-Reduced MobileNet Acceleration on Reconfigurable Logic for ImageNet Classification. ARC 2018: 16-28 - [c122]Jiang Su, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Gianluca Durelli, David B. Thomas, Philip Heng Wai Leong, Peter Y. K. Cheung:
Accuracy to Throughput Trade-Offs for Reduced Precision Neural Networks on Reconfigurable Logic. ARC 2018: 29-42 - [c121]Julian Faraone, Nicholas J. Fraser, Michaela Blott, Philip H. W. Leong:
SYQ: Learning Symmetric Quantization for Efficient Deep Neural Networks. CVPR 2018: 4300-4309 - [c120]Duncan J. M. Moss, Krishnan Srivatsan, Eriko Nurvitadhi, Piotr Ratuszniak, Chris Johnson, Jaewoong Sim, Asit K. Mishra, Debbie Marr, Suchit Subhaschandra, Philip Heng Wai Leong:
A Customizable Matrix Multiplication Framework for the Intel HARPv2 Xeon+FPGA Platform: A Deep Learning Case Study. FPGA 2018: 107-116 - [c119]Sean Fox, David Boland, Philip Heng Wai Leong:
FPGA Fastfood - A High Speed Systolic Implementation of a Large Scale Online Kernel Method. FPGA 2018: 279-284 - [c118]Cheng Luo, Yuhua Wang, Wei Cao, Philip H. W. Leong, Lingli Wang:
RNA: An Accurate Residual Network Accelerator for Quantized and Reconstructed Deep Neural Networks. FPL 2018: 60-63 - [c117]Julian Faraone, Giulio Gambardella, Nicholas J. Fraser, Michaela Blott, Philip H. W. Leong, David Boland:
Customizing Low-Precision Deep Neural Networks for FPGAs. FPL 2018: 97-100 - [c116]Siddhartha, Steven J. E. Wilton, David Boland, Barry Flower, Perry Blackmore, Philip H. W. Leong:
Simultaneous Inference and Training Using On-FPGA Weight Perturbation Techniques. FPT 2018: 306-309 - [c115]Daniel Holanda Noronha, Philip Heng Wai Leong, Steven J. E. Wilton:
Kibo: An Open-Source Fixed-Point Tool-kit for Training and Inference in FPGA-Based Deep Learning Networks. IPDPS Workshops 2018: 178-185 - [c114]Duncan J. M. Moss, David Boland, Peyam Pourbeik, Philip Heng Wai Leong:
Real-time FPGA-based Anomaly Detection for Radio Frequency Signals. ISCAS 2018: 1-5 - [c113]Thuy T. Pham, Diep N. Nguyen, Eryk Dutkiewicz, Alistair Lee McEwan, Philip H. W. Leong, Andrew J. Fuglevand:
Feature Analysis for Discrimination of Motor Unit Action Potentials. ISMICT 2018: 1-6 - [c112]Siddhartha, Yee Hui Lee, Duncan J. M. Moss, Julian Faraone, Perry Blackmore, Daniel Salmond, David Boland, Philip H. W. Leong:
Long Short-Term Memory for Radio Frequency Spectral Prediction and its Real-Time FPGA Implementation. MILCOM 2018: 1-9 - 2017
- [c111]Yaman Umuroglu, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Philip Heng Wai Leong, Magnus Jahre, Kees A. Vissers:
FINN: A Framework for Fast, Scalable Binarized Neural Network Inference. FPGA 2017: 65-74 - [c110]Duncan J. M. Moss, Eriko Nurvitadhi, Jaewoong Sim, Asit K. Mishra, Debbie Marr, Suchit Subhaschandra, Philip Heng Wai Leong:
High performance binary neural networks on the Xeon+FPGA™ platform. FPL 2017: 1-4 - [c109]Nicholas J. Fraser, Yaman Umuroglu, Giulio Gambardella, Michaela Blott, Philip Heng Wai Leong, Magnus Jahre, Kees A. Vissers:
Scaling Binarized Neural Networks on Reconfigurable Logic. PARMA-DITAM@HiPEAC 2017: 25-30 - [c108]Thuy T. Pham, Diep N. Nguyen, Eryk Dutkiewicz, Alistair Lee McEwan, Philip Heng Wai Leong:
Wearable healthcare systems: A single channel accelerometer based anomaly detector for studies of gait freezing in Parkinson's disease. ICC 2017: 1-5 - [c107]Thuy T. Pham, Diep N. Nguyen, Eryk Dutkiewicz, Alistair Lee McEwan, Philip Heng Wai Leong:
An anomaly detection technique in wearable wireless monitoring systems for studies of gait freezing in Parkinson's disease. ICOIN 2017: 41-45 - [c106]Julian Faraone, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Philip Heng Wai Leong:
Compressing Low Precision Deep Neural Networks Using Sparsity-Induced Regularization in Ternary Networks. ICONIP (2) 2017: 393-404 - 2016
- [c105]Shaojun Wang, Xinyu Niu, Ning Ma, Wayne Luk, Philip H. W. Leong, Yu Peng:
A Scalable Dataflow Accelerator for Real Time Onboard Hyperspectral Image Classification. ARC 2016: 105-116 - [c104]Sean Fox, Stephen Tridgell, Craig T. Jin, Philip Heng Wai Leong:
Random projections for scaling machine learning on FPGAs. FPT 2016: 85-92 - [c103]Thuy T. Pham, Diep N. Nguyen, Eryk Dutkiewicz, Alistair Lee McEwan, Cindy Thamrin, Paul D. Robinson, Philip Heng Wai Leong:
Feature Engineering and Supervised Learning Classifiers for Respiratory Artefact Removal in Lung Function Tests. GLOBECOM 2016: 1-6 - 2015
- [c102]David Lyndon, Ashnil Kumar, Jinman Kim, Philip Heng Wai Leong, Dagan Feng:
Convolutional Neural Networks for Medical Clustering. CLEF (Working Notes) 2015 - [c101]David Lyndon, Ashnil Kumar, Jinman Kim, Philip Heng Wai Leong, Dagan Feng:
Convolutional Neural Networks for Subfigure Classification. CLEF (Working Notes) 2015 - [c100]Zhe Zhang, Philip Heng Wai Leong:
An online algorithm for least-square spectral analysis: Applied to time-frequency analysis of heart rate. EMBC 2015: 2219-2222 - [c99]Lesley Shannon, Veronica Cojocaru, Cong Nguyen Dao, Philip Heng Wai Leong:
Technology Scaling in FPGAs: Trends in Applications and Architectures. FCCM 2015: 1-8 - [c98]Nicholas J. Fraser, Duncan J. M. Moss, JunKyu Lee, Stephen Tridgell, Craig T. Jin, Philip Heng Wai Leong:
A fully pipelined kernel normalised least mean squares processor for accelerated parameter optimisation. FPL 2015: 1-6 - [c97]Philip Heng Wai Leong, Hideharu Amano, Jason Helge Anderson, Koen Bertels, João M. P. Cardoso, Oliver Diessel, Guy Gogniat, Mike Hutton, JunKyu Lee, Wayne Luk, Patrick Lysaght, Marco Platzner, Viktor K. Prasanna, Tero Rissa, Cristina Silvano, Hayden Kwok-Hay So, Yu Wang:
Significant papers from the first 25 years of the FPL conference. FPL 2015: 1-3 - [c96]Jian Yan, Jifang Jin, Ying Wang, Xuegong Zhou, Philip H. W. Leong, Lingli Wang:
UniStream: A unified stream architecture combining configuration and data processing. FPL 2015: 1-4 - [c95]Stephen Tridgell, Duncan J. M. Moss, Nicholas J. Fraser, Philip Heng Wai Leong:
Braiding: A scheme for resolving hazards in kernel adaptive filters. FPT 2015: 136-143 - [c94]Kevin Nguyen, David Humphrey, Mark Hedley, Philip Heng Wai Leong:
Phase recovery for time of arrival estimation in the presence of interference. ICASSP 2015: 4140-4144 - [c93]Nicholas J. Fraser, Duncan J. M. Moss, Nicolas Epain, Philip Heng Wai Leong:
Distributed kernel learning using Kernel Recursive Least Squares. ICASSP 2015: 5500-5504 - 2014
- [c92]Farzad Noorian, Philip Heng Wai Leong:
Dynamic hedging of foreign exchange risk using stochastic model predictive control. CIFEr 2014: 441-448 - [c91]Ashnil Kumar, Shane Dyer, Changyang Li, Philip Heng Wai Leong, Jinman Kim:
Automatic Annotation of Liver CT Images: the Submission of the BMET Group to ImageCLEFmed 2014. CLEF (Working Notes) 2014: 428-437 - [c90]Thuy T. Pham, Andrew J. Fuglevand, Alistair Lee McEwan, Philip Heng Wai Leong:
Unsupervised discrimination of motor unit action potentials using spectrograms. EMBC 2014: 1-4 - [c89]Thomas C. P. Chau, Maciej Kurek, James Stanley Targett, Jake Humphrey, Georgios Skouroupathis, Alison Eele, Jan M. Maciejowski, Benjamin Cope, Kathryn Cobden, Philip Heng Wai Leong, Peter Y. K. Cheung, Wayne Luk:
SMCGen: Generating Reconfigurable Design for Sequential Monte Carlo Applications. FCCM 2014: 141-148 - [c88]Duncan J. M. Moss, Zhe Zhang, Nicholas J. Fraser, Philip Heng Wai Leong:
An FPGA-based spectral anomaly detection system. FPT 2014: 175-182 - [c87]Jian Yan, Junqi Yuan, Ying Wang, Philip H. W. Leong, Lingli Wang:
Design space exploration for FPGA-based hybrid multicore architecture. FPT 2014: 280-281 - [c86]Jürgen Becker, Ramachandran Vaidyanathan, Marco D. Santambrogio, Jim Tørresen, Ron Sass, Philip Heng Wai Leong:
RAW Introduction and Committees. IPDPS Workshops 2014: 109-110 - [c85]Lei Li, Farzad Noorian, Duncan J. M. Moss, Philip Heng Wai Leong:
Rolling window time series prediction using MapReduce. IRI 2014: 757-764 - 2013
- [c84]Syed Ahmed Pasha, Philip Heng Wai Leong:
Cluster analysis of high-dimensional high-frequency financial time series. CIFEr 2013: 74-81 - [c83]Yeyong Pang, Shaojun Wang, Yu Peng, Nicholas J. Fraser, Philip Heng Wai Leong:
A low latency kernel recursive least squares processor using FPGA technology. FPT 2013: 144-151 - [c82]Anthony Mihirana De Silva, Farzad Noorian, Richard I. A. Davis, Philip Heng Wai Leong:
A Hybrid Feature Selection and Generation Algorithm for Electricity Load Prediction Using Grammatical Evolution. ICMLA (2) 2013: 211-217 - 2012
- [c81]Gary C. T. Chow, Wayne Luk, Philip Heng Wai Leong:
A Mixed Precision Methodology for Mathematical Optimisation. FCCM 2012: 33-36 - [c80]Gary Chun Tak Chow, Anson Hong Tak Tse, Qiwei Jin, Wayne Luk, Philip Heng Wai Leong, David B. Thomas:
A mixed precision Monte Carlo methodology for reconfigurable accelerator systems. FPGA 2012: 57-66 - [c79]Yi Qiao Zhang, Thuraiappah Sathyan, Mark Hedley, Philip Heng Wai Leong, Ahmed Pasha:
Hardware efficient parallel particle filter for tracking in wireless networks. PIMRC 2012: 1734-1739 - 2011
- [c78]Gary Chun Tak Chow, K. W. Kwok, Wayne Luk, Philip Heng Wai Leong:
Mixed Precision Processing in Reconfigurable Systems. FCCM 2011: 17-24 - [c77]Colin Yu Lin, Hayden Kwok-Hay So, Philip Heng Wai Leong:
A Model for Peak Matrix Performance on FPGAs. FCCM 2011: 251 - [c76]Jackson H. C. Yeung, Evangeline F. Y. Young, Philip Heng Wai Leong:
A monte-carlo floating-point unit for self-validating arithmetic. FPGA 2011: 199-208 - [c75]Haile Yu, Qiang Xu, Philip Heng Wai Leong:
On timing yield improvement for FPGA designs using architectural symmetry (abstract only). FPGA 2011: 278 - [c74]Colin Yu Lin, Hayden Kwok-Hay So, Philip Heng Wai Leong:
A Model for Matrix Multiplication Performance on FPGAs. FPL 2011: 305-310 - [c73]Haile Yu, Qiang Xu, Philip Heng Wai Leong:
On Timing Yield Improvement for FPGA Designs Using Architectural Symmetry. FPL 2011: 539-544 - [c72]Chong H. Ang, Craig T. Jin, Philip Heng Wai Leong, André van Schaik:
Spiking neural network-based auto-associative memory using FPGA interconnect delays. FPT 2011: 1-4 - 2010
- [c71]Steve C. L. Yuen, Yanqing Ai, Brian P. W. Chan, Thomas C. P. Chau, Sam M. H. Ho, Oscar K. L. Lau, Kong-Pang Pun, Philip Heng Wai Leong, Oliver C. S. Choy:
Rapid prototyping on a structured ASIC fabric. ASP-DAC 2010: 379-380 - [c70]Thomas C. P. Chau, David W. L. Wu, Yanqing Ai, Brian P. W. Chan, Sam M. H. Ho, Oscar K. L. Lau, Steve C. L. Yuen, Kong-Pang Pun, Oliver C. S. Choy, Philip Heng Wai Leong:
Design of a single layer programmable Structured ASIC library. DDECS 2010: 32-35 - [c69]Gary Chun Tak Chow, Ken Eguro, Wayne Luk, Philip Heng Wai Leong:
A Karatsuba-Based Montgomery Multiplier. FPL 2010: 434-437 - [c68]Haile Yu, Qiang Xu, Philip Heng Wai Leong:
Fine-grained characterization of process variation in FPGAs. FPT 2010: 138-145 - [c67]Haile Yu, Philip Heng Wai Leong, Qiang Xu:
An FPGA chip identification generator using configurable ring oscillator. FPT 2010: 312-315 - [c66]Sam M. H. Ho, Steve C. L. Yuen, Hiu Ching Poon, Thomas C. P. Chau, Yanqing Ai, Philip Heng Wai Leong, Oliver C. S. Choy, Kong-Pang Pun:
Structured ASIC: Methodology and comparison. FPT 2010: 377-380 - 2009
- [c65]Thomas C. P. Chau, Philip Heng Wai Leong, Sam M. H. Ho, Brian P. W. Chan, Steve C. L. Yuen, Kong-Pang Pun, Oliver C. S. Choy, Xinan Wang:
A comparison of via-programmable gate array logic cell circuits. FPGA 2009: 53-62 - [c64]Joydip Das, Steven J. E. Wilton, Philip Heng Wai Leong, Wayne Luk:
Modeling post-techmapping and post-clustering FPGA circuit depth. FPL 2009: 205-211 - [c63]Haile Yu, Philip Heng Wai Leong, Heiko Hinkelmann, Leandro Möller, Manfred Glesner, Peter Zipf:
Towards a unique FPGA-based identification circuit using process variations. FPL 2009: 397-402 - [c62]Eddie Hung, Steven J. E. Wilton, Haile Yu, Thomas C. P. Chau, Philip Heng Wai Leong:
A detailed delay path model for FPGAs. FPT 2009: 96-103 - [c61]Thomas C. P. Chau, S. Man Ho Ho, Philip Heng Wai Leong, Peter Zipf, Manfred Glesner:
Generation of Synthetic Floating-Point benchmark circuits. IPDPS 2009: 1-9 - 2008
- [c60]Philip Heng Wai Leong:
Recent Trends in FPGA Architectures and Applications. DELTA 2008: 137-141 - [c59]Jackson H. C. Yeung, C. C. Tsang, Kuen Hung Tsoi, Bill S. H. Kwan, Chris C. C. Cheung, Anthony P. C. Chan, Philip Heng Wai Leong:
Map-reduce as a Programming Model for Custom Computing Machines. FCCM 2008: 149-159 - [c58]Haile Yu, Yuk Hei Chan, Philip Heng Wai Leong:
FPGA interconnect design using logical effort. FPGA 2008: 257 - [c57]Andrew Lam, Steven J. E. Wilton, Philip Heng Wai Leong, Wayne Luk:
An analytical model describing the relationships between logic architecture and FPGA density. FPL 2008: 221-226 - [c56]Chun Hok Ho, Philip Heng Wai Leong, Wayne Luk, Steven J. E. Wilton:
Rapid estimation of power consumption for hybrid FPGAs. FPL 2008: 227-232 - [c55]Yuet Ming Lam, José Gabriel F. Coutinho, Wayne Luk, Philip Heng Wai Leong:
Mapping and scheduling with task clustering for heterogeneous computing systems. FPL 2008: 275-280 - [c54]Haile Yu, Yuk Hei Chan, Philip Heng Wai Leong:
FPGA interconnect design using logical effort. FPL 2008: 447-450 - [c53]Chi Wai Yu, Alastair M. Smith, Wayne Luk, Philip Heng Wai Leong, Steven J. E. Wilton:
Optimizing coarse-grained units in floating point hybrid FPGA. FPT 2008: 57-64 - [c52]Yuet Ming Lam, José Gabriel F. Coutinho, Wayne Luk, Philip Heng Wai Leong:
Unrolling-based loop mapping and scheduling. FPT 2008: 321-324 - 2007
- [c51]Steven J. E. Wilton, Chun Hok Ho, Philip Heng Wai Leong, Wayne Luk, Bradley R. Quinton:
A synthesizable datapath-oriented embedded FPGA fabric. FPGA 2007: 33-41 - [c50]Chun Hok Ho, Chi Wai Yu, Philip Heng Wai Leong, Wayne Luk, Steven J. E. Wilton:
Domain-Specific Hybrid FPGA: Architecture and Floating Point Applications. FPL 2007: 196-201 - [c49]Chi Chiu Tsang, Philip Heng Wai Leong, Guanglie Zhang, Chor Fung Chung, Zhuxin Dong, Guangyi Shi, Wen Jung Li:
Handwriting tracking based on coupled μIMU/electromagnetic resonance motion detection. ROBIO 2007: 377-381 - [c48]Zhuxin Dong, Guanglie Zhang, Chi Chiu Tsang, Guangyi Shi, Wen Jung Li, Philip Heng Wai Leong, Ming Yiu Wong:
μIMU-based handwriting recognition calibration by optical tracking. ROBIO 2007: 382-387 - [c47]Guangyi Shi, Cheung-Shing Chan, Guanglie Zhang, Wen Jung Li, Philip Heng Wai Leong, Kwok-Sui Leung:
Towards a mobile airbag system using MEMS sensors and embedded intelligence. ROBIO 2007: 634-639 - 2006
- [c46]Yang Liu, Christos-Savvas Bouganis, Peter Y. K. Cheung, Philip Heng Wai Leong, Stephen J. Motley:
Hardware efficient architectures for Eigenvalue computation. DATE 2006: 953-958 - [c45]Chun Hok Ho, Philip Heng Wai Leong, Wayne Luk, Steven J. E. Wilton, Sergio López-Buedo:
Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs. FCCM 2006: 35-44 - [c44]Kieron Turkington, Konstantinos Masselos, George A. Constantinides, Philip Heng Wai Leong:
FPGA Based Acceleration of the Linpack Benchmark: A High Level Code Transformation Approach. FPL 2006: 1-6 - [c43]C. K. Wong, Philip Heng Wai Leong:
An FPGA-Based Electronic Cochlea with Dual Fixed-Point Arithmetic. FPL 2006: 1-6 - [c42]Brian M. H. Li, Philip Heng Wai Leong:
FPGA-based MSB-first bit-serial variable block size motion estimation processor. FPT 2006: 165-172 - [c41]Ocean Y. H. Cheung, Philip Heng Wai Leong, Eric K. C. Tsang, Bertram Emil Shi:
A Scalable FPGA Implementation of Cellular Neural Networks for Gabor-type Filtering. IJCNN 2006: 15-20 - [c40]Guangyi Shi, Cheung-Shing Chan, Yilun Luo, Guanglie Zhang, Wen Jung Li, Philip Heng Wai Leong, Kwok-Sui Leung:
Development of a Human Airbag System for Fall Protection Using MEMS Motion Sensing Technology. IROS 2006: 4405-4410 - [c39]Chi Chiu Tsang, Gary Chun Tak Chow, Philip Heng Wai Leong, Guanglie Zhang, Yilun Luo, Zhuxin Dong, Guangyi Shi, Sze Yin Kwok, Heidi Y. Y. Wong, Wen Jung Li, Ming Yiu Wong:
A Novel Real-Time Error Compensation Methodology for ?IMU-based Digital Writing Instrument. ROBIO 2006: 678-681 - 2005
- [c38]Guanglie Zhang, Philip Heng Wai Leong, Dong-U Lee, John D. Villasenor, Ray C. C. Cheung, Wayne Luk:
Ziggurat-based Hardware Gaussian Random Number Generator. FPL 2005: 275-280 - [c37]Kuen Hung Tsoi, Philip Heng Wai Leong:
Mullet - A Parallel Multiplier Generator. FPL 2005: 691-694 - [c36]Gary Chun Tak Chow, L. S. M. Tsui, Philip Heng Wai Leong, Wayne Luk, Steven J. E. Wilton:
Dynamic Voltage Scaling for Commercial FPGAs. FPT 2005: 173-180 - [c35]Guanglie Zhang, Philip Heng Wai Leong, Chun Hok Ho, Kuen Hung Tsoi, Chris C. C. Cheung, Dong-U Lee, Ray C. C. Cheung, Wayne Luk:
Reconfigurable Acceleration for Monte Carlo Based Financial Simulation. FPT 2005: 215-222 - [c34]Ocean Y. H. Cheung, Philip Heng Wai Leong, Eric K. C. Tsang, Bertram Emil Shi:
Implementation of Gabor-Type Filters on Field Programmable Gate Arrays. FPT 2005: 327-328 - [c33]Toomas P. Plaks, Philip Heng Wai Leong, Michael J. Wirthlin:
Mobile Computing Architectures, Design and Implementation. HICSS 2005 - [c32]Philip Heng Wai Leong, Kuen Hung Tsoi:
Field programmable gate array technology for robotics applications. ROBIO 2005: 295-298 - [c31]Yilun Luo, Guangyi Shi, Josh H. M. Lam, Guanglie Zhang, Wen J. Li, Philip Heng Wai Leong, Pauline P. Y. Lui, Kwok-Sui Leung:
Towards a human airbag system using µIMU with SVM training for falling-motion recognition. ROBIO 2005: 634-639 - 2004
- [c30]Kuen Hung Tsoi, Chun Hok Ho, Jackson H. C. Yeung, Philip Heng Wai Leong:
An Arithmetic Library and Its Application to the N-body Problem. FCCM 2004: 68-78 - [c29]Ralf Ludewig, Oliver Soffke, Peter Zipf, Manfred Glesner, Kong-Pang Pun, Kuen Hung Tsoi, Kin-Hong Lee, Philip Heng Wai Leong:
IP Generation for an FPGA-Based Audio DAC Sigma-Delta Converter. FPL 2004: 526-535 - [c28]C. K. Wong, K. K. Lo, Philip Heng Wai Leong:
An FPGA-based Othello endgame solver. FPT 2004: 81-88 - 2003
- [c27]Kuen Hung Tsoi, Ka Hei Leung, Philip Heng Wai Leong:
Compact FPGA-based True and Pseudo Random Number Generators. FCCM 2003: 51-61 - [c26]Stanley Y. C. Li, Gap C. K. Cheuk, Kin-Hong Lee, Philip Heng Wai Leong:
FPGA-based SIMD Processor. FCCM 2003: 267-268 - [c25]Chi Wai Yu, K. H. Kwong, Kin-Hong Lee, Philip Heng Wai Leong:
A Smith-Waterman Systolic Cell. FPL 2003: 375-384 - [c24]S. H. Tang, K. S. Tsui, Philip Heng Wai Leong:
Modular exponentiation using parallel multipliers. FPT 2003: 52-59 - [c23]Chun Hok Ho, Kuen Hung Tsoi, Jackson H. C. Yeung, Yuet Ming Lam, Kin-Hong Lee, Philip Heng Wai Leong, Ralf Ludewig, Peter Zipf, Alberto García Ortiz, Manfred Glesner:
Arbitrary function approximation in HDLs with application to the N-body problem. FPT 2003: 84-91 - [c22]Ray C. C. Cheung, Kong-Pang Pun, Steve C. L. Yuen, Kuen Hung Tsoi, Philip Heng Wai Leong:
An FPGA-based re-configurable 24-bit 96kHz sigma-delta audio DAC. FPT 2003: 110-117 - [c21]Johnny M. H. Lee, Steve C. L. Yuen, Wen J. Li, Philip Heng Wai Leong:
Development of an AA size energy transducer with micro resonators. ISCAS (4) 2003: 876-879 - 2002
- [c20]Kuen Hung Tsoi, Kin-Hong Lee, Philip Heng Wai Leong:
A Massively Parallel RC4 Key Search Engine. FCCM 2002: 13-21 - [c19]Chun Hok Ho, Philip Heng Wai Leong, Kuen Hung Tsoi, Ralf Ludewig, Peter Zipf, Alberto García Ortiz, Manfred Glesner:
Fly - A Modifiable Hardware Compiler. FPL 2002: 381-390 - [c18]Kurt K. Ting, Steve C. L. Yuen, Kin-Hong Lee, Philip Heng Wai Leong:
An FPGA Based SHA-256 Processor. FPL 2002: 577-585 - [c17]Ocean Y. H. Cheung, Philip Heng Wai Leong:
Implementation of an FPGA based accelerator for virtual private networks. FPT 2002: 34-41 - [c16]Dennis K. Y. Tong, Pui Sze Lo, Kin-Hong Lee, Philip Heng Wai Leong:
A system level implementation of Rijndael on a memory-slot based FPGA card. FPT 2002: 102-109 - [c15]Chun Hok Ho, Monk-Ping Leong, Philip Heng Wai Leong, Jürgen Becker, Manfred Glesner:
Rapid Prototyping of FPGA Based Floating Point DSP Systems. IEEE International Workshop on Rapid System Prototyping 2002: 19-24 - 2001
- [c14]Ocean Y. H. Cheung, Kuen Hung Tsoi, Philip Heng Wai Leong, Monk-Ping Leong:
Tradeoffs in Parallel and Serial Implementations of the International Data Encryption Algorithm IDEA. CHES 2001: 333-347 - [c13]Monk-Ping Leong, Craig T. Jin, Philip Heng Wai Leong:
Parameterized Module Generator for an FPGA-Based Electronic Cochlea. FCCM 2001: 21-30 - [c12]Philip Heng Wai Leong, Monk-Ping Leong, Ocean Y. H. Cheung, T. Tung, C. M. Kwok, Ming Yiu Wong, Kin-Hong Lee:
Pilchard - A Reconfigurable Computing Platform with Memory Slot Interface. FCCM 2001: 170-179 - 2000
- [c11]Ka Hei Leung, K. W. Ma, Wai Keung Wong, Philip Heng Wai Leong:
FPGA Implementation of a Microcoded Elliptic Curve Cryptographic Processor. FCCM 2000: 68-76 - [c10]Monk-Ping Leong, Ocean Y. H. Cheung, Kuen Hung Tsoi, Philip Heng Wai Leong:
A Bit-Serial Implementation of the International Data Encryption Algorithm IDEA. FCCM 2000: 122-131 - 1999
- [c9]Monk-Ping Leong, M. Y. Yeung, C. K. Yeung, Chi-Wing Fu, Pheng-Ann Heng, Philip Heng Wai Leong:
Automatic Floating to Fixed Point Translation and its Application to Post-Rendering 3D Warping. FCCM 1999: 240-248 - [c8]Wong Hiu Yung, Wing Seung Yuen, Kin-Hong Lee, Philip Heng Wai Leong:
A Runtime Reconfigurable Implementation of the GSAT Algorithm. FPL 1999: 526-531 - [c7]C. K. Chung, Philip Heng Wai Leong:
An Architecture for Solving Boolean Satisfiability Using Runtime Configurable Hardware. ICPP Workshops 1999: 352-359 - 1998
- [c6]Philip Heng Wai Leong, P. K. Tsang, T. K. Lee:
A FPGA Based Forth Microprocessor. FCCM 1998: 254-255 - [c5]T. K. Lee, Philip Heng Wai Leong, K. H. Lee, K. T. Chan, Siew Kok Hui, H. K. Yeung, M. F. Lo, J. H. M. Lee:
An FPGA Implementation of GENET for Solving Graph Coloring Problems . FCCM 1998: 284-285 - 1995
- [c4]K. K. Lai, Philip Heng Wai Leong:
An area efficient implementation of a cellular neural network. ANNES 1995: 51-54 - 1993
- [c3]Marwan A. Jabri, Philip Heng Wai Leong, Jim Burr, Barry Flower, Kin Keung Lai, Stephen Pickard, Edward Tinker, Richard Coggins:
An analogue neural network using MCM technology. ANNES 1993: 122-125 - 1991
- [c2]Marwan A. Jabri, Stephen Pickard, Philip Heng Wai Leong, Z. Chi, Barry Flower, Y. Xie:
ANN Board Classification for Heart Defibrillators. NIPS 1991: 637-644 - [c1]Philip Heng Wai Leong, C. Tham:
UNIX Password Encryption Considered Insecure. USENIX Winter 1991: 269-280
Editorship
- 2005
- [e1]Tero Rissa, Steven J. E. Wilton, Philip Heng Wai Leong:
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005. IEEE 2005, ISBN 0-7803-9362-7 [contents]
Informal and Other Publications
- 2023
- [i12]Teng-Hui Huang, Thilini Dahanayaka, Kanchana Thilakarathna, Philip H. W. Leong, Hesham El Gamal:
The Wyner Variational Autoencoder for Unsupervised Multi-Layer Wireless Fingerprinting. CoRR abs/2303.15860 (2023) - 2020
- [i11]Seyedramin Rasoulinezhad, Sean Fox, Hao Zhou, Lingli Wang, David Boland, Philip H. W. Leong:
MajorityNets: BNNs Utilising Approximate Popcount for Improved Efficiency. CoRR abs/2002.12900 (2020) - [i10]Seyedramin Rasoulinezhad, Siddhartha, Hao Zhou, Lingli Wang, David Boland, Philip H. W. Leong:
LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations. CoRR abs/2003.03043 (2020) - [i9]Maolin Wang, Seyedramin Rasoulinezhad, Philip H. W. Leong, Hayden Kwok-Hay So:
NITI: Training Integer Neural Networks Using Integer-only Arithmetic. CoRR abs/2009.13108 (2020) - 2019
- [i8]Stephen Tridgell, Martin Kumm, Martin Hardieck, David Boland, Duncan J. M. Moss, Peter Zipf, Philip H. W. Leong:
Unrolling Ternary Neural Networks. CoRR abs/1909.04509 (2019) - [i7]Julian Faraone, Martin Kumm, Martin Hardieck, Peter Zipf, Xueyuan Liu, David Boland, Philip H. W. Leong:
AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers. CoRR abs/1911.08097 (2019) - 2018
- [i6]Julian Faraone, Nicholas J. Fraser, Michaela Blott, Philip Heng Wai Leong:
SYQ: Learning Symmetric Quantization For Efficient Deep Neural Networks. CoRR abs/1807.00301 (2018) - [i5]Jiang Su, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Gianluca Durelli, David B. Thomas, Philip Heng Wai Leong, Peter Y. K. Cheung:
Accuracy to Throughput Trade-offs for Reduced Precision Neural Networks on Reconfigurable Logic. CoRR abs/1807.10577 (2018) - 2017
- [i4]Nicholas J. Fraser, Yaman Umuroglu, Giulio Gambardella, Michaela Blott, Philip Heng Wai Leong, Magnus Jahre, Kees A. Vissers:
Scaling Binarized Neural Networks on Reconfigurable Logic. CoRR abs/1701.03400 (2017) - [i3]Julian Faraone, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Philip Heng Wai Leong:
Compressing Low Precision Deep Neural Networks Using Sparsity-Induced Regularization in Ternary Networks. CoRR abs/1709.06262 (2017) - 2016
- [i2]Yaman Umuroglu, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Philip Heng Wai Leong, Magnus Jahre, Kees A. Vissers:
FINN: A Framework for Fast, Scalable Binarized Neural Network Inference. CoRR abs/1612.07119 (2016) - 2013
- [i1]Richard Davis, Sanjay Chawla, Philip H. W. Leong:
Feature Graph Architectures. CoRR abs/1312.4209 (2013)
Coauthor Index
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-16 20:33 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
